## Abstract of the Disclosure

A method for fabrication of silicon-on-nothing (SON) MOSFET using selective etching of Si<sub>1-x</sub>Ge<sub>x</sub> layer, includes preparing a silicon substrate; growing an epitaxial Si<sub>1-x</sub>Ge<sub>x</sub> layer on the silicon substrate; growing an epitaxial thin top silicon layer on the epitaxial Si<sub>1-x</sub>Ge<sub>x</sub> layer; trench etching of the top silicon and Si<sub>1-x</sub>Ge<sub>x</sub>, into the silicon substrate to form a first trench; selectively etching the Si<sub>1-x</sub>Ge<sub>x</sub> layer to remove substantially all of the Si<sub>1-x</sub>Ge<sub>x</sub> to form an air gap; depositing a layer of SiO<sub>2</sub> by CVD to fill the first trench; trench etching to from a second trench; selectively etching the remaining Si<sub>1-x</sub>Ge<sub>x</sub> layer; depositing a second layer of SiO<sub>2</sub> by CVD to fill the second trench, thereby decoupling a source, a drain and a channel from the substrate; and completing the structure by state-of-the-art CMOS fabrication techniques.

5

10